	•			((
TSTMEM		Z8(ð ASS VÆ	01 - Ø2	12-DEC-77	PAGE 1		
		ØØØ1 ØØØ2 ØØØ3	≆Н Т5ТI	MEM				
		ØØØ4 ØØØ5			M.L. MEMOR		TIC *******	
		ØØØ6	;					
0007 0008 0009 0010 0011 0012			:THE MEMORY LIMITS FOR THE TEST ARE SET BY PARAMETERS :'RAM' AND 'TOP'. 'RAM' IS THE ADDRESS OF THE FIRST :LOCATION TESTED: 'TOP' IS THE MORE SIGNIFICANT :BYTE OF (THE LAST ADDRESS + 1).					
	414Ø ØØ8Ø	ØØ13 ØØ14 ØØ15	RAM TOP	EQU EQU	4140H 80H		START TEST HERE FOR 16 K BYTES	
0000		ØØ16 ØØ17		ORG	4100H			
4100	110000	ØØ18 ØØ19	START:	LD	DE.Ø	; (CLEAR PASS CNTR	
41Ø3	Ø6ØØ	ØØ2Ø ØØ21	PASS:	LD	B. Ø		INIT PATTERN MODI	FIER
4105	214041	ØØ22 ØØ23	CYCLE:	LD	HL.RAM		HL -> START OF RA	M TO TEST
4108	7D	ØØ24	FILL:	LD	ALL	: (CONSTRUCT PATTERN	
4109	AC	ØØ25		XOR	H		FROM ADDRESS	
410A	A8	ØØ26		XOR	B (Ы.) ∧		AND MODIFIER	
41ØB 41ØC	77 23	ØØ27 ØØ28		LD INC	(HL).A HL	37	FILL MEMORY	
4100 4100	7C	ØØ29		LD	A.H	• 6	REPEAT FILL LOOP	
41ØE	FE8Ø	ØØ3Ø		CP			UNTIL ALL LOCATI	ONS
4118	2ØF6	ØØ31		JR	NZ.FILL		HAVE BEEN FILLED	
		ØØ32						
4112	214041	ØØ33		LD	HL.RAM		RESET START ADDR	
4115	7D	0034	TEST:	LD	A.L	3 F	RECONSTRUCT PATTE	RN
4116 4117	AC AB	ØØ35 ØØ36		XOR XOR	H B	•		
4117	A8 BE	ØØ37		CP	(HL)	۰،	COMPARE MEMORY	
4119	2801	ØØ38		JR	Z. \$+3		IF IT MATCHES .	
411B	FF	0039		DEFB	BREAK		LSE HALT	
411C	23	0040		INC	HL			
411D	70	ØØ41		LD	A.H			
411E	FE8Ø	0042		CP	TOP	-		
4120	2ØF3	ØØ43		JR	NZ. TEST		RPT UNTIL ALL TES	IED
		ØØ44 ØØ45 ØØ46	:CYCLE	COMPLET	E			
4122	3E2F	ØØ47		LD	A. '/'	<i>g</i>]	INDICATE ACTIVITY	
4124	F7Ø1	ØØ48		EMT	OUTC			
4126	F7Ø2	ØØ49		EMT	KBDIN		CHECK FOR CONTROL	_
4128	Ø4	ØØ5Ø		INC	B	•	CHANGE MODIFIER A	
4129	2ØDA	ØØ51		JR	NZ. CYCLE	; L	INTIL PASS COMPLE	7 &
		ØØ52 ØØ53 ØØ54	:PASS C	OMPLETE	- OUTPUT	PASS COUNT	AND CONTINUE	

TSTMEM		Z8Ø	ASS VØ1	-02	12-DEC-7	7 PAGE 2		
	3EØD	ØØ55		LD	A.CR			
-	701	ØØ56		EMT	OUTC			
	21C1ØD	ØØ57		ĻD	HL.ØDC1H	4	VT BOTTOM LINE. COL 2	
	13	005 8		INC	DE			
	-70B	ØØ59		EMT	OPNHT		OPEN VT MEMORY	
	714	Ø86Ø		EMT	DEOUT		HRITE PASS NUMBER	
4137 /	-7ØC	ØØ61		EMT	CLOSE		CLOSE VT MEMORY	
4139	BEØD	ØØ62		LD	A.CR			
413B I	701	ØØ63		EMT	OUTC			
413D :	18C4	ØØ64		JR	PASS		CONTINUE TESTING	
	*	ØØ65			,			
		ØØ66	:LINKS	TO COS 2	.2			
		ØØ67	• •					
ı	7001	ØØ68	OUTC.	EQU	1			
	7002	ØØ69	KBDIN	EQU	2			
	TOOB	ØØ7Ø	OPNHT	EQU	ØBH			
	000C	ØØ71	CLOSE	EQU	ØCH			
	3Ø14	ØØ72	DEOUT	EQU	14H			
· ·	ØFF	ØØ73	BREAK	EQU	ØFFH		BREAKPOINT CODE (RST 38	BH)
	700D	ØØ74	CR	EQU	ØDH		ASCII CARRIAGE RETURN	
		ØØ75						
		ØØ76		END				
SYMBOL	TABLE:							
BREAK	ØØFF	CLOSE	ØØØC	CR	ØØØD	CYCLE	4185	

OPNHT

START

ØØØB

4100

DEOUT

OUTC

TEST

NO ERRORS

0014

0001

4115

FILL

PASS

TOP

4108

4103

0080

KBDIN

RAM

0002

4140

RESEARCH MACHINES LIMITED

MEMORY DIAGNOSTIC

File name TSTMEM

Memory limits 4100 to 413E

Start address 4100

1. DESCRIPTION

This program tests random access memory (RAM) Since the COS monitor relies on the integrity of a small area of RAM (between addresses 4000 to 40FF, inclusive), a gross memory fault will result in the failure of the system to work at all. Less catastrophic errors may be picked up by use of the 'front panel' fill and test memory command (P) or by the failure of the monitor to set location 'HIMEM' correctly after a system reset (HIMEM normally contains the address of highest available memory in the contiguous block starting at 4000).

TSTMEM carries out a much more thorough memory test than these simple functions. Memory is filled with a pseudo-random bit pattern, then the content is compared with the value which was loaded. A 'pass' is complete when each byte has been tested with all 256 possible patterns.

During each fill and compare cycle, of which there are 256 in a pass, a test pattern for each byte is constructed from the exclusive - OR of a constant, the low byte and the high byte of its address. Thus each byte within a memory 'page' of 256 locations receives a different pattern and the order of test patterns between pages varies. In this way errors in which bits

are 'stuck' at either 0 or 1 and interactions within a byte are readily detected. All memory is written before being tested to detect address interaction.

Activity is indicated during each cycle by the printing of a slash (/); at the end of a successful pass TSTMEM prints the pass number, then begins another. Testing continues until an error is detected or CONTROL C is typed. A pass takes approximately $2\frac{1}{4}$ minutes for 16K bytes of RAM.

If an error is detected, TSTMEM halts with a breakpoint at location 411B. Register pair HL points to the byte in which the error has been detected (with its content displayed further along the HL row of the register section of the front panel), while Register A contains the expected pattern. Register pair DE contains the pass number. To carry on testing after an error has been detected, enter 411C into the program counter (411C.) and continue (K).

2. OPERATION

As distributed, TSTMEM is set up for a 16K byte memory. If this differs from the memory size of your system, halt the program with CONTROL C and use the front panel commands to modify the content of addresses 410F and 411F to the appropriate value for your memory size. This should be the more significant byte of the address of the location one higher than the highest address to be tested, viz:

size	Value
	50
	60
	70
	size

Memory size	Value
(16K	80)
20K	90
24K	AO
28K	во

CO

etc.

(These values must lie on a memory page boundary)

32K

The address from which TSTMEM begins testing is in locations 4106/7 and 4113/4. This can be changed from the current setting of 4140 if required (note that the address is, as usual, stored with the less significant byte first). After modification, TSTMEM can be saved on tape ready for immediate use, or restarted at address 4100.

With adjustment of these two parameters (i.e. of the address range within which the test is carried out) TSTMEM is position independant and can be run at any address. It does not itself use any memory addresses other than those which contain the program code, but it does communicate with the user via various monitor trap calls, which make use of monitor RAM.